

09/04/98  
15515 PTO

Please type a plus sign (+) inside this box → +

PTO/SB/05 (2/98)  
Approved for use through 09/30/00. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 042390.P5512  
First Inventor or Application Identifier Franklin M. Baez  
Title DESIGN OPTIMIZATION BASED ON PARAMETER FUNCTIONS  
Express Mail Label No. EL123179870US

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

ADDRESS TO: Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. ☒ Fee Transmittal Form  
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification *Total Pages* 35  
(preferred arrangement set forth below)
- Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure

3. ☒ Drawing(s) (35 CFR 113) *Total Sheets* 9
4. Oath or Declaration *Total Pages* 2
- a. ☒ Newly executed (original copy)
- b. ☐ Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Box 16 completed)  
[Note Box 5 below]
- i. ☐ **DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).

\*NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

5. ☐ Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
- a. ☐ Computer Readable Copy
- b. ☐ Paper Copy (identical to computer copy)
- c. ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

7. ☒ Assignment Papers (cover sheet & document(s))
8. ☐ 37 CFR 3.73(b) Statement (when there is an assignee) ☐ Power of Attorney
9. ☐ English Translation Document (if applicable)
10. ☐ Information Disclosure Statement (IDS)/PTO - 1449 ☐ Copies of IDS Citations
11. ☐ Preliminary Amendment
12. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
13. ☐ \*Small Entity Statement filed in prior application, Statement(s) ☐ Status still proper and desired
14. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)
15. ☐ Other: .....

## 16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: \_\_\_\_\_/\_\_\_\_\_  
Prior application Information: Examiner \_\_\_\_\_ Group/Art Unit: \_\_\_\_\_

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.


## 17. CORRESPONDENCE ADDRESS

☐ Customer Number of Bar Code Label

(Insert Customer No. or Attach bare code label here)

or ☒ Correspondence address below

Name	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP				
Address	12400 Wilshire Boulevard, Seventh Floor				
City	Los Angeles	State	California	Zip Code	90025
Country	U.S.A.	Telephone	(714) 557-3800	Fax	(714) 557-3347

Name (Print/Type)	Thinh V. Nguyen, Reg. No. 42,034		
Signature		Date	09/04/98

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

15515 U.S. PTO  
09/148392  
09/04/98

# FEE TRANSMITTAL

Patent fees are subject to annual revision on October 1.  
These are the fees effective October 1, 1997.  
Small Entity payments must be supported by a small entity statement,  
otherwise large entity fees must be paid. See Forms PTO/SB/09-12.  
See 37 C.F.R. §§ 1.28 and 1.28

TOTAL AMOUNT OF PAYMENT (\$) 984.00

## Complete if Known

Application Number	
Filing Date	09/04/98
First Named Inventor	Franklin M. Baez
Examiner Name	
Group Art Unit	
Attorney Docket Number	042390.P5512

## METHOD OF PAYMENT (check one)

1. ☒ The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:

Deposit Account Number 02-2666  
Deposit Account Name Blakely, Sokoloff, Taylor & Zafman LLP

- ☒ Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17 ☐ Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance.

2. ☒ Payment Enclosed:  
☒ Check ☐ Money Order ☐ Other

## FEE CALCULATION (fees effective 10/01/96)

### 1. FILING FEE

Large Entity Code	Large Entity Fee (\$)	Small Entity Code	Small Entity Fee (\$)	Fee Description	Fee Paid
101	790	201	395	Utility filing fee	\$790
106	330	206	165	Design filing fee	
107	540	207	270	Plant filing fee	
108	790	208	395	Reissue filing fee	
114	150	214	75	Provisional filing fee	

SUBTOTAL (1) (\$) 790.00

### 2. EXTRA CLAIM FEES

Total Claims	Extra Claims	Fee from below	Fee Paid
27	-20** = 7	X \$22.00 =	154.00
3	-3** = 0	X \$82.00 =	0.00
Multiple Dependent			

\*\*or number of previously paid, if greater; For Reissues, see below

### Large Entity Small Entity

Large Entity Code	Large Entity Fee (\$)	Small Entity Code	Small Entity Fee (\$)	Fee Description
103	22	203	11	Claims in excess of 20
102	82	202	41	Independent claims in excess of 3
104	270	204	135	Multiple Dependent claim
109	82	209	41	**Reissue independent claims over original patent
110	22	210	11	**Reissue claims in excess of 20 and over original patent

SUBTOTAL (2) (\$) 154.00

## FEE CALCULATION (continued)

### 3. ADDITIONAL FEE

Large Entity Code	Large Entity Fee (\$)	Small Entity Code	Small Entity Fee (\$)	Fee Description	Fee Paid
105	130	205	65	Surcharge - late filing fee or oath	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for reexamination	
112	920	112	920	Requesting publication of SIR prior to Examiner action	
113	1,840	113	1,840	Requesting publication of SIR after Examiner action	
115	110	215	55	Extension for response within first month	
116	400	216	200	Extension for response within second month	
117	950	217	475	Extension for response within third month	
118	1,510	218	755	Extension for response within fourth month	
128		228		Extension for response within fifth month	
119	310	219	155	Notice of Appeal	
120	310	220	155	Filing a brief in support of an appeal	
121	270	221	135	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive - unavoidably	
141	1,320	241	660	Petition to revive - unintentionally	
142	1,320	242	660	Utility issue fee (or reissue)	
143	450	243	225	Design issue fee	
144	670	244	335	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Petitions related to provisional applications	
126	240	126	240	Submission of Information Disclosure Stmt	
581	40	581	40	Recording each patent assignment per property (times number of properties)	40.00
146	790	246	395	Filing a submission after final rejection (37 CFR 1.129(a))	
149	790	249	395	For each additional invention to be examined (37 CFR 1.129(b))	
Other fee (specify) _____					
Other fee (specify) _____					

SUBTOTAL (3) (\$) 40.00

\* Reduced by Basic Filing Fee Paid

## SUBMITTED BY

Typed or Printed Name Thinh V. Nguyen, Reg. No. 42,034

Signature Thinh V. Nguyen

Date

09/04/98

## Complete (if applicable)

Reg. Number

Deposit Account User ID

02-2666

Our Ref. No. 042390.P5512  
Express Mail No.: EL123179870US

**UNITED STATES PATENT APPLICATION**

**FOR**

**DESIGN OPTIMIZATION BASED ON PARAMETER FUNCTIONS**

**INVENTOR:**

**Franklin M. Baez**

**PREPARED BY:**

**BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP**  
12400 Wilshire Blvd., 7th Floor  
Los Angeles, CA 90025-1026  
(714) 557-3800

094930-26E34T60

## **BACKGROUND**

### **1. Field of the Invention**

This invention relates to computer systems. In particular, the invention relates to circuit design techniques and computer-aided design (CAD) software tools.

### **2. Description of Related Art**

In the design of circuits of a system, the design engineer typically faces with a number of decisions based on system requirements and criteria. The system requirements and criteria usually dictate the specifications of the circuits in the system in terms of design constraints. The design constraints limit the choice of design techniques, component selection, design parameters, etc. The design engineer has to satisfy the design constraints and, at the same time, optimize the design in terms of other design parameters. This task becomes increasingly difficult as the complexity of the system increases. The design engineer has to perform complex trade-off analysis to optimize the design from a number of design parameters. Examples of the design parameters include propagation delay and the power consumption of the circuit.

Propagation delay and power consumption are two important design parameters. As microprocessor technology is becoming more advanced in speed and complexity, device power consumption increases significantly. Even with processor operating voltage reduction, device power consumption still grows at a rate of several orders of magnitude. This is largely due to an increased use of on-chip hardware to get parallelism and improve

microprocessor performance. In addition, to get extra performance on certain critical timing paths, device sizes are being optimized to provide faster delays at the circuit level. However, size optimization in given design is a very time consuming process. Often, the penalty of upsizing transistors to get

5 performance boosts comes at the expense of a much larger increase in circuit power consumption.

When a system or a functional block consists of many circuits, it is difficult to optimize the design while still meeting the design constraints.

Currently, there is no known technique to allow the design engineer to  
10 optimize the overall design in a systematic and efficient manner. The design engineer usually works on each circuit separately and performs incremental optimization. This process is tedious and does not give the design engineer a global picture of the entire design.

Therefore there is a need in the technology to provide a simple and  
15 efficient method to optimize the design.

## SUMMARY

The present invention is a method and computer program product for determining optimal values of design parameters of a subsystem to meet design constraints. The subsystem comprises a plurality of circuits.

- 5 Parameter functions are created for the corresponding circuits. The parameter functions represent a relationship among the design parameters. The design parameters are optimized based on the parameter functions to satisfy the design constraints.

354050" 26E34T60

## **BRIEF DESCRIPTION OF THE DRAWINGS**

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

5        Figure 1A is a diagram illustrating an engineering design cycle in accordance with the teachings of the invention.

Figure 1B is a diagram illustrating a computer system in which one embodiment of the present invention may be utilized.

10       Figure 2 is a diagram illustrating a design optimization phase according to one embodiment of the invention.

Figure 3 is a diagram illustrating an environment for the power modules using tools according to one embodiment of the invention.

Figure 4 is a diagram illustrating power-delay curves according to one embodiment of the invention.

15       Figure 5 is a diagram illustrating an example of an arithmetic logic unit datapath functional block according to one embodiment of the invention.

Figure 6A is a diagram illustrating a power-delay curve for the input multiplexer shown in Figure 5 according to one embodiment of the invention.

20       Figure 6B is a diagram illustrating a power-delay curve for the comparator shown in Figure 5 according to one embodiment of the invention.

Figure 6C is a diagram illustrating a power-delay curve for the static adder shown in Figure 5 according to one embodiment of the invention.

Figure 6D is a diagram illustrating a power-delay curve for the output multiplexer shown in Figure 5 according to one embodiment of the  
5 invention.

Figure 7 is a diagram illustrating a comparison of the power-delay curves for the three different implementation of an example circuit according to one embodiment of the invention.

Figure 8 is a diagram illustrating a design process according to one  
10 embodiment of the invention.



## DESCRIPTION

The present invention is a method and computer program product for determining the optimal values of the design parameters of a circuit block. Parameter functions relating the design parameters for circuits in the circuit block are created. Based on these parameter functions, the design parameters are optimized to satisfy the design constraints. In one embodiment, the design parameters include power and delay and the parameter functions are power-delay curves. The power-delay curves are generated using a timing simulator, a power estimator, and transistor sizing tools. The invention provides a technique to help designer to perform trade-off analysis for optimizing the design while meeting the design constraints.

In the following description, for purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that these specific details are not required in order to practice the present invention. In other instances, well known electrical structures and circuits are shown in block diagram form in order not to obscure the present invention.

In a circuit design, the design engineer typically faces with a number of design parameters and design constraints. The design constraints are usually dictated by the system requirements and specifications. Examples of the design constraints include propagation delay, power consumption, packaging, number of input/ output (I/O) lines, etc. The design constraints are typically imposed on one or more design parameters, while leaving other parameters to be optimized to achieve high performance. The design parameters,

therefore, are divided into two parameter sets: a constraint set and an optimizing set. The "constraint set" includes constraint parameters which are the parameters that have to meet the design constraints. The "optimizing set" includes the optimizing parameters which are the parameters that need to be optimized. In an exemplary scenario, a constraint parameter is the propagation delay and an optimizing parameter is the power consumption. In another scenario, the propagation delay is the optimizing parameter and the power consumption is the constraint parameter.

The relationship between the constraint parameters and the optimizing parameters is described by a parameter function. A "parameter function" describes the variation of one parameter as a function of another parameter. For example, a parameter function may describe the variation of the power consumption as a function of the delay. The variation of one parameter as a function of another is typically caused by a configuration of the circuit such as the size of the transistors, the choice of circuit technology (e.g., domino versus static), etc. A configuration of the circuit that gives rise to the particular values of the design parameters corresponds to a design point.

A system, a subsystem, a module or a functional block may consist of a number of circuits. Each circuit is characterized by a parameter function. Optimizing the design of a subsystem or functional block involves a trade-off consideration of all the parameter functions of all the individual circuits of the subsystem or functional block. For a parameter function of a given circuit, there are many design points corresponding to different circuit configurations. Therefore, optimizing a subsystem or functional block involves the selection of the design points on the parameter functions that provide the optimal values of the optimizing parameters and acceptable

values of the constraint parameters. The present invention provides a technique to optimize the overall design using the parameter functions.

Figure 1A is a diagram illustrating an engineering design cycle in accordance with the teachings of the invention. The engineering design cycle  
5 100 includes a first logic synthesis phase 110, a circuit design phase 120, a design optimization phase 130, and a second logic synthesis phase 140.

The first logic synthesis phase 110 provides the high level logic description and/ or design of the circuits. In the first logic synthesis phase 110, the designer synthesizes the circuits manually or using a number of tools  
10 including Computer-Aided Design (CAD) tools. Examples of CAD tools include hardware description language (HDL) compilers, and schematic entry tool. The result of the first logic synthesis phase 110 includes the design in high level form such as a textual description of circuit at the behavioral level, register transfer language (RTL), or microarchitecture.

15 The circuit design phase 120 receives the generated logic synthesis files to generate the synthesized circuits. The synthesized circuits may be represented by circuit schematics, a netlist of the circuits, or any other convenient form that can be further processed by additional CAD tools. Essentially, the circuit design phase 120 represents an unoptimized complete  
20 design that shows subsystems or functional blocks at the detailed implementation level.

The design optimization phase 130 determines the optimal values for the design parameters to meet the design constraints. In the design optimization phase 130, the design engineer uses a design workstation or a  
25 computer system 132. The computer system 132 is supported by a design

environment which includes the operating system and many CAD tools such as timing analyzer, power estimator, transistor sizing tool to adjust the design parameters according to the allowable design budgets. The design optimization phase 130 typically produces a number of parameter functions that relate the design parameters for the circuits. An example of such a parameter function is a power-delay curve 135. The power-delay curve 135 shows the relationship between the power consumption and the propagation delay for a particular circuit in a functional block. The power-delay curve 135 has a number of design points corresponding to different implementations or configurations of the circuit under consideration. The power-delay curve 135 provides the design engineer the basic information to optimize his or her circuit under the specified design constraints.

As shown in Figure 1A, from the information provided by the power-delay curve 135, the design engineer modifies the circuit design according to the design points. The exemplary power-delay curve 135 has three design points A, B, and C. The design point A corresponds to a circuit implementation that has high power consumption and fast speed, representing an undesirable implementation because of excessive power consumption. The design point B corresponds to the optimal power consumption and optimal speed, also representing the best circuit implementation. The design point C corresponds to low power consumption and acceptable speed, representing a desirable implementation. If the circuit implementation is at the design point A, the design engineer will have the option to go back to the first logic synthesis phase 110 or the circuit design phase 120. If the circuit implementation is at the design point C, the design engineer will go to the second logic synthesis phase 140.

354060" 26E34T60

The second logic synthesis phase 140 is essentially the same as the first logic synthesis phase 110 with the exception that the design engineer now focuses more on giving the extra design margin to other circuits in the subsystem or functional block. The low power consumption at the design point C provides more margin to the power budget for other circuits. In the second logic synthesis phase 140, the design engineer modifies the circuit synthesis based on the extra margin, such as repartitioning, floor-plan editing, etc.

Figure 1B is a diagram illustrating one embodiment of a computer system 132 in which one embodiment of the present invention may be utilized. The computer system 132 comprises a processor 150, a host bus 155, a peripheral bridge 160, a storage device 165, an advanced graphics processor 175, a video monitor 177, and a peripheral bus 180,

The processor 150 represents a central processing unit of any type of architecture, such as complex instruction set computers (CISC), reduced instruction set computers (RISC), very long instruction word (VLIW), or hybrid architecture. The processor 150 is coupled to the peripheral bridge 160 via the host bus 155. While this embodiment is described in relation to a single processor computer system, the invention could be implemented in a multi-processor computer system.

The peripheral bridge 160 provides an interface between the host bus 115 and a peripheral bus 180. In one embodiment, the peripheral bus 180 is the Peripheral Components Interconnect (PCI) bus. The peripheral bridge 160 also provides the graphic port, e.g., Accelerated Graphics Port (AGP), or the graphics bus 172 for connecting to a graphics controller or advanced graphics

processor 175. The advanced graphics processor 175 is coupled to a video monitor 177. The video monitor 177 displays graphics and images rendered or processed by the graphics controller 125. The peripheral bridge 160 also provides an interface to the storage device 165.

5           The storage device 165 represents one or more mechanisms for storing data. For example, the storage device 165 may include non-volatile or volatile memories. Examples of these memories include flash memory, read only memory (ROM), or random access memory (RAM). Figure 1B also illustrates that the storage device 165 has stored therein data 167 and program  
10       code 166. The data 167 stores graphics data and temporary data. Program code 166 represents the necessary code for performing any and/or all of the techniques in the present invention. Of course, the storage device 165 preferably contains additional software (not shown), which is not necessary to understanding the invention.

15           The peripheral bus 180 represents a bus that allows the processor 150 to communicate with a number of peripheral devices. The peripheral bus 180 provides an interface to a peripheral-to-expansion bridge 185, peripheral devices 190<sub>1</sub> to 190<sub>N</sub>, a mass storage controller 192, a mass storage device 193, and mass storage media 194. The peripheral devices 190<sub>1</sub> to 190<sub>N</sub> represent  
20       any device that is interfaced to the peripheral bus 180. Examples of peripheral devices are fax/modem controller, audio card, network controller, etc. The mass storage controller 192 provides control functions to the mass storage device 193. The mass storage device 193 is any device that stores information in a non-volatile manner. Examples of the mass storage device 193 includes  
25       hard disk, floppy disk, and compact disk (CD) drive. The mass storage device

193 receives the mass storage media 194 and reads their contents to configure the design environment for the design engineer.

The mass storage media 194 contain programs or software packages used in the environment. The mass storage media 194 represent a computer  
5 program product having program code or code segments that are readable by the processor 150. A program code or a code segment includes a program, a routine, a function, a subroutine, or a software module that is written in any computer language (e.g., high level language, assembly language, machine language) that can be read, processed, compiled, assembled, edited,  
10 downloaded, transferred, or executed by the processor 150. The mass storage media 194 include any convenient media such as floppy diskettes, compact disk read only memory (CDROM), digital audio tape (DAT), optical laser disc, or communication media (e.g., internet, radio frequency link, fiber optics link). For illustrative purposes, Figure 1B shows floppy diskettes 195 and  
15 compact disk read only memory (CDROM) 196. The floppy diskettes 195 and/or CDROM 196 contain design environment 198. Examples of the tools or computer readable program code in the design environment 198 include operating system, computer aided design (CAD) tools such as schematic capture, hardware description language (HDL) compiler, text editors, netlist  
20 generator, timing analyzer, power vector generator, timing simulator, power simulator, circuit configuration, component sizer, parameter function generator, parameter optimizer, and graphics design environment. These tools, together with the operating system of the computer system 132 form the design environment 198 on which the design and optimization process can be  
25 carried out.

The peripheral-to-expansion bridge 187 represents an interface device between the peripheral bus 180 and an expansion bus 187. The expansion bus 187 represents a bus that interfaces to a number of expansion devices 188<sub>1</sub> to 188<sub>K</sub>. Example of an expansion device includes a parallel input/ output (I/O) device, a serial communication interface device. In one embodiment, the expansion bus 187 is an Industry Standard Architecture (ISA) or Extended Industry Standard Architecture (EISA) bus.

The computer system 132 can be used in all or part of the phases of the design process. The processor 150 execute instructions in the program 166 to access data 167 and interact with the design environment 198. In particular, the computer system 132 is used in the design optimization phase 130.

Figure 2 is a diagram illustrating a design optimization phase according to one embodiment of the invention. The design optimization phase 130 includes a netlist generation module 210, a critical path generation module 223, a power vector generation module 227, a delay calculation module 233, a power calculation module 237, a circuit configuration module 240, a parameter function generation module 250, and an optimization module 260. Each of these modules may be a software module or a hardware module or a combination of both. In one embodiment, these modules are implemented by program code that are readable and executed by the processor 150.

The netlist generation module 210 generates the circuit netlist which provides the information on component identification and how the components of the circuit are interconnected. The circuit netlist becomes the input to the critical path generation module 223 and the power vector generation module 227. The critical path generation module 223 generates



timing delays of various paths in the circuit based on circuit components and interconnection patterns. From these timing delays, the critical path(s) is (are) identified. The critical path represents the path through which the overall propagation delay is the most critical, e.g., timing parameters (e.g., setup time, hold time) are difficult to satisfy. The timing files generated by the critical path generation module 223 become the input to the delay calculation module 233. The delay calculation module 233 calculates the delays of the critical paths and other paths using a timing simulator. In one embodiment, the timing simulator is the PathMill tool, developed by Epic Technologies, now owned by Synopsys, of Mountain View, California. The timing values are then forwarded to the circuit configuration module 240. On the power side, the power vector generation module 227 generates power vectors as input to the power calculation module 237. The power calculation module 237 calculates the power consumption of the circuit using a power estimator tool. In one embodiment, the power estimator tool is the PowerMill tool, developed by Epic Technologies of Mountain View, California. The power values are then forwarded to the circuit configuration module 240.

The circuit configuration module 240 configures the circuit to effectuate the power consumption and delay. One configuration is scaling the sizes (e.g., transistor size) of the circuit components using a sizing tool. In one embodiment, the sizing tool is Amps developed by Epic Technologies of Mountain View, California. The sizing tool applies scale factors to scale down the circuit elements either globally or locally. The resulting circuit is then simulated again for the next delay and power values. The circuit configuration module 240 generates new circuit information to be fed back to the delay calculation module 233 and the power calculation module 237. The

process continues until all the values within the range of the scaling have been used. Then the delay and power values are forwarded to the parameter function generation module 250. The parameter function generation module 250 generates the parameter function (e.g., power-delay curves) showing the relationship between the design parameters. The parameter function generation module 250 may also generate the design parameters in any other convenient forms for later processing.

The optimization module 260 receives the values of the design parameters either in the form of a parameter curve, or in any other convenient format. The optimization module 260 determines the optimal values of the design parameters.

Figure 3 is a diagram illustrating an environment for the power modules using tools according to one embodiment of the invention. The environment 300 includes a format converter module 310, the power vector generation module 227, and the power calculation module 237.

The format converter module 310 receives a default file 312 and Intel SPice (ISP) files 314, and generates a netlist file (.ntl) 318. In one embodiment, the format converter module 310 uses a program called ISPECE2 to map interconnect models and assign transistor sizes for transistors. The ISPECE2 program converts a netlist file into another netlist file which has a format compatible with the program used in the power calculation module 237. The default file 312 is used by the ISPECE2 program and provides some default information based on the current circuit technology. The ISP files are circuit description files or netlist files that describe the transistor sizes, cell names, and circuit connectivity for the designs. The .ntl file 318 is a file containing

the circuit description and/ or netlist file in a format compatible with the power calculation module 237 (e.g., the Epic format which is a format compatible with tools by Epic Technologies).

5 The power vector generation module 227 receives a command text (.tcmd) file 322 and generates a vector (.vec) file 328. In one embodiment, the power vector generation module uses an Intel Vector Generation (iVGEN) program. The .tcmd file is a small text file which has a list of input pins for a given circuit. The program iVGEN uses the .tcmd file to generate vectors corresponding to the pins listed in the .tcmd file. A script program takes the  
10 circuit's ISP file 314 and generate the .tcmd file. The .vect file 328 is the file containing the vectors needed to run the power calculation module 237. The .vec file basically contains the time steps and a list of binary values (0's and 1's) for each input in the circuit.

15 The power calculation module 237 receives the .ntl file 318, the .vec file 328, a circuit technology (.tech) file 332, a configuration (.cfg) file 334, and a capacitance (.cap) file 336, and generates a log (.log) file 342 and an error (.err) file 344. In one embodiment, the power calculation module 237 uses a power estimator tool, e.g., PowerMill. The .tech file is a circuit technology dependent file that lists the process parameters for a given circuit technology.  
20 This file is used by the PowerMill tool to calculate the current consumption of each transistor in the circuit. The .cfg file 334 is a command file for the PowerMill. The .cfg file 334 is a user generated text file used to instruct the PowerMill what kind of outputs to generate. The command line syntax is according to the PowerMill format. The .cap file 336 is a file containing  
25 parasitic capacitance from the layout if the layout exists. If the circuit is designed before the layout, there is no .cap file 336 and the PowerMill

estimates the parasitic capacitance. The .log file 342 contains the output of the power calculation module 237. The .log file 342 contains a list of average and peak current consumption for the entire simulated circuit. The .err file 344 is a file contain errors that may occur during the simulation. Examples of the errors include incomplete input, vectors or syntax problems in the input files.

Figure 4 is a diagram illustrating a power-delay curve according to one embodiment of the invention. The power-delay curves show two curves: a domino curve 410 and a static curve 420.

The power-delay curves in Figure 4 show the parameter function for an arithmetic circuit. The arithmetic circuit can be designed using a domino circuit technology or a static circuit technology. The domino curve 410 is the power-delay curve for the circuit using the domino circuit technology and the static curve 420 is the power-delay curve for the circuit using the static circuit technology.

The domino curve 410 has two design points A and B. The design point A corresponds to the current domino design. At this design point, the circuit has a delay of approximately 1.35 nsec and a power consumption of approximately 14 mA. The design point B corresponds to another domino design with longer delay at approximately 1.62 nsec and a power consumption of approximately 6.1 mA. Therefore the saving in power to go from design point A to design point B is 53% for a delay penalty of 23%.

The static curve 420 has a design point C. The static curve 420 has a delay limit at approximately 1.42 nsec. The design point C is at a delay of approximately 1.62 nsec and a power consumption of approximately 4.5 mA.

Therefore, the design point C has approximately the same delay as the design point B of the domino curve 410 but has an additional power saving of 16%.

The parameter curve therefore provide the design engineer an immediate visualization of the relationship between the design parameters, e.g., power, delay, so that optimization can be carried out.

Figure 5 is a diagram illustrating an example of an arithmetic logic unit (ALU) datapath subsystem or functional block (FB) according to one embodiment of the invention. The ALU datapath FB 500 includes an input multiplexer (MUX) 510, a comparator 520, a static adder 530, and an output MUX 540. The ALU datapath FB 500 is a common design used in the processor 150 or the graphic processor 175 in Figure 1B.

In this illustrative example, the design parameters include power and delay. The parameter function is the power-delay curve. The constraint parameter is the propagation delay through the ALU FB 500 and the optimizing parameter is the power. The optimization is to minimize the overall power consumption while keeping the propagation delay within the specified design constraint.

The input MUX 510, the comparator 520, the static adder 530 and the output MUX 540 form a cascaded chain of circuit elements which has a critical path going from one end to the other end. The composite delay is the sum of the individual delays through each of the circuit elements. In addition, it is assumed that these circuit elements are active, e.g., the power consumption of the ALU FB 500 is the sum of the individual power consumption.

354060-26E4T60  
09148392-090459

The design optimization phase includes the generation of the power-delay curves for the individual circuit elements. Then a trade-off analysis is performed on these power-delay curves. Each power-delay curve has several design points. Each design point corresponds to a design configuration of the circuit. In one embodiment, the design configuration is the transistor size characterized by a scale factor. The design optimization phase begins with a set of initial design points on the power-delay curves. These initial design points correspond to a composite delay that meets the specified timing constraint. The optimization process then proceeds to iteratively determine the new set of design points on the power-delay curves such that the specified timing constraint remains met while the total power is reduced.

Figure 6A is a diagram illustrating a power-delay curve 610A for the input multiplexer shown in Figure 5 according to one embodiment of the invention. The power-delay curve 610A has two design points, A and B. The design point A has a delay value of 0.25 nsec and a power value of 3.2 mA. The design point B has a delay value of 0.28 nsec and a power value of 1.6 mA. A and B are the initial and new design points, respectively. The arrow shows the move from design point A to design point B during the design optimization phase.

Figure 6B is a diagram illustrating a power-delay curve 610B for the comparator shown in Figure 5 according to one embodiment of the invention. The power-delay curve 610B has two design points, C and D. The design point C has a delay value of 1.12 nsec and a power value of 1.0 mA. The design point D has a delay value of 1.05 nsec and a power value of 1.9 mA. C and D are the initial and new design points, respectively. The arrow

shows the move from design point C to design point D during the design optimization phase.

Figure 6C is a diagram illustrating a power-delay curve 610C for the static adder shown in Figure 5 according to one embodiment of the invention. The power-delay curve 610C has two design points, E and F. The design point E has a delay value of 1.23 nsec and a power value of 10.0 mA. The design point F has a delay value of 1.37 nsec and a power value of 4.0 mA. E and F are the initial and new design points, respectively. The arrow shows the move from design point E to design point F during the design optimization phase.

Figure 6D is a diagram illustrating a power-delay curve for the output multiplexer shown in Figure 5 according to one embodiment of the invention. The power-delay curve 610D has two design points, G and H. The design point G has a delay value of 1.75 nsec and a power value of 4.0 mA. The design point H has a delay value of 1.65 nsec and a power value of 6.0 mA. G and H are the initial and new design points, respectively. The arrow shows the move from design point G to design point H during the design optimization phase.

The power and delay parameters obtained from the power-delay curves 610A, 610B, 610C, and 610D have the following values:

Initial design points:

Total delay:  $0.25 + 1.12 + 1.23 + 1.75 = 4.35$  nsec

Total current:  $3.2 + 1.0 + 10.0 + 4.0 = 18.2$  mA

New design points:

$$\text{Total delay:} \quad 0.28 + 1.05 + 1.37 + 1.65 = 4.35 \text{ nsec}$$

$$\text{Total current:} \quad 1.6 + 1.9 + 4.0 + 6.0 = 13.5 \text{ mA}$$

Therefore, it is seen that the new design points B, D, F, H result in the same composite delay of 4.35 nsec, but with a 25.8% saving in power.

5        The power-delay curves in Figures 6A, 6B, 6C, and 6D illustrate the optimization process by varying the variable design parameter and selecting the best overall values. The variable design parameter is common to all the curves. In this example, the variable design parameter is the transistor size, or the power of the block.

10       The optimization process can be applied for different circuit configurations. For example, a circuit block can be designed using a static circuit technology or a dynamic (e.g., domino) circuit technology as illustrated in Figure 4. In another example, a circuit block may be designed using a multiplexer or a decoder. In these cases, the optimization process can be  
15       carried out based on the parameter function, e.g., power-delay curve.

Figure 7 is a diagram illustrating a comparison of the power-delay curves for the three different implementation of an example circuit according to one embodiment of the invention. The power-delay curve 710, 720, and 730 correspond to the initial, better, and worse designs, respectively.

20       The power-delay curve 710 has high power consumption but fast speed. The power-delay curve 720 has a wider delay range and reasonable power consumption. The power-delay curve 730 is similar to 720 but the delay covers a slower range.



Suppose the design constraint is a delay of approximately 1.5 nsec. Under this timing constraint, it is seen that the design depicted by the power-delay curve 730 is not acceptable. Both designs depicted by the power-delay curves 710 and 720 are acceptable because they cover the specified timing  
5 constraint. However, the power-delay curve 720 shows a better design because at 1.5 nsec, it results in a 50% power reduction.

Figure 8 is a diagram illustrating a design process 800 according to one embodiment of the invention. The design process 800 includes an initial phase 810, an optimization phase 820, and a final phase 830.

10 In the initial phase 810, the design engineer generates the initial design parameters files for all circuits in the circuit block. The initial design parameters are selected according to some predetermined criteria. In most cases, they are selected based on the experience of the design engineer. The selected design parameters may or may not meet the design constraints.

15 In the optimization phase 820, the design engineer optimizes the optimizing parameters according to the design constraints imposed on the constraint parameters. As part of the optimization phase 820, parameter functions are generated to facilitate the trade-off analysis. In one embodiment, the parameter functions are shown as parameter data files  
20 which contain values of the parameters at various design points. The optimization process can be done manually, automatically, or semiautomatically. In manual mode, the design engineer examines the parameter function and adjusts the design points in an iterative manner to improve the optimizing parameter(s) while keeping the constraint  
25 parameters to be within the specified range. In automatic mode, an

optimization program reads the parameter data files and process the data according to an optimization algorithm. Numerous optimization algorithms for numerical data exist. Examples include traditional search algorithms, branch-and-bound, scheduling techniques, and genetic algorithms. In  
5 semiautomatic mode, part of the optimization can be done manually and part is done automatically. The optimization is usually done iteratively. The optimizing parameters are selected to provide overall optimal values while keeping the constraint parameters within the specified design constraints. The iterative process is terminated when the optimal values are within a  
10 predetermined range.

The final phase 830 generates the new design parameters files from the values determined by the optimization phase 820. The new design parameters are used for all the circuits in the subsystem or functional block.

The product as a result of the above three phases may include a design  
15 environment, a computer program product, a software library, a script file, a program, or a function stored in any computer readable media. The elements of the product includes a code or program segment to create the parameter functions for the circuits, a code or program segment to optimize the design parameters based on the generated parameter functions, a code or program  
20 segment to configure each circuit in the subsystem or functional block or subsystem, a code or program segment to generate the values of the design parameters to be used in creating the parameter functions, a code or program segment to select the values of the constraint parameters to meet the design constraints, a code or program segment to determine the values of the  
25 optimizing parameters, a code or program segment to iterate the determination and selection of the values of the parameters, a code or

program segment to size the circuit components, a code or program segment to select the circuit technology (e.g., domino versus static), and a code or program segment to perform CAD functions (e.g., netlist generation, timing analysis, power vector generation, timing and power calculations). As is  
5 known by one skilled in the art, these code or program segments may link, call, or invoke other programs or modules including the CAD tools.

The present invention therefore is a technique to optimize the design of a subsystem or functional block having a number of circuits. The subsystem or functional block has a set of design parameters which are  
10 divided into two groups: optimizing parameters and constraint parameters. The technique includes the generation of parameter functions or data files which show the relationship between the design parameters. An optimization process is then carried out to select the optimal values for the optimizing parameters while keeping the constraint parameters to be within  
15 the specified range. The technique provides the design engineer a global picture of the overall design so that global optimization can be performed.

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as  
20 other embodiments of the invention, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention.

What is claimed is:

1           1.     A method for determining optimal values of design parameters  
2     of a subsystem to meet design constraints, the subsystem comprising a  
3     plurality of circuits, the method comprising:

4           (a) creating parameter functions for the corresponding circuits, the  
5     parameter functions representing a relationship among the design  
6     parameters; and

7           (b) optimizing the design parameters based on the parameter functions  
8     to satisfy the design constraints.

1           2.     The method of claim 1 wherein the creating the parameter  
2     functions comprises:

3           (a1) configuring each circuit of the plurality of circuits; and

4           (a2) generating values of design parameters for each circuit according to  
5     the configured circuit, the values providing the parameter functions.

1           3.     The method of claim 2 wherein the design parameters include  
2     constraint and optimizing sets, the constraint set including constraint  
3     parameters having values selectable to meet the design constraints, the  
4     optimizing set including optimizing parameters having values to be  
5     optimized.

1           4.     The method of claim 3 wherein optimizing comprises:  
2           (b1) selecting values of the constraint parameters to meet the design  
3 constraints;  
4           (b2) determining values of the optimizing parameters corresponding to  
5 the selected values of the constraint parameters based on the parameter  
6 functions; and  
7           (b3) iterating (b1) and (b2) until values of the optimizing parameters are  
8 within a predetermined optimal range.

1           5.     The method of claim 3 wherein the constraint parameters  
2 include a delay parameter and the optimizing parameters include a power  
3 parameter.

1           6.     The method of claim 5 wherein the design constraints include a  
2 delay constraint.

1           7.     The method of claim 6 wherein (a1) comprises:  
2           sizing components in each circuit.

1           8.     The method of claim 6 wherein (a1) comprises:  
2           selecting a design technology for each circuit, the design technology  
3     being one of static and dynamic technologies.

1           9.     The method of claim 7 wherein (a2) comprises:  
2           (a21) generating a circuit netlist representing the configured circuit;  
3           (a22) generating a timing file based on the circuit netlist using a circuit  
4     critical path;  
5           (a23) determining power of the configured circuit based on the circuit  
6     netlist;  
7           (a24) calculating timing values by using a timing simulator; and  
8           (a25) calculating power values by using a power estimator.

1           10.    The method of claim 9 wherein optimizing comprises:  
2           (b1) selecting values of the delay parameter within the delay constraint;  
3           (b2) determining values of the power parameter corresponding to the  
4     selected values of the delay parameter based on the parameter function; and  
5           (b3) iterating (b1) and (b2) until values of the power parameter are  
6     within a predetermined optimal range.

1

1           11.    A machine readable medium having embodied thereon a  
2 computer program for processing by a machine, the computer program  
3 determining optimal values of design parameters of a subsystem to meet  
4 design constraints, the subsystem comprising a plurality of circuits, the  
5 computer program comprising:

6                   (a) a first code segment for creating parameter functions for the  
7 corresponding circuits, the parameter functions representing a  
8 relationship among the design parameters; and

9                   (b) a second code segment for optimizing the design parameters  
10 based on the parameter functions to satisfy the design constraints.

1           12.    The machine readable medium of claim 11 wherein the first  
2 code segment comprises:

3                   (a1) a code segment for configuring each circuit of the plurality of  
4 circuits; and

5                   (a2) a code segment for generating values of design parameters for each  
6 circuit according to the configured circuit, the values providing the parameter  
7 functions.

1           13.    The machine readable medium of claim 12 wherein the design  
2 parameters include constraint and optimizing sets, the constraint set

3 including constraint parameters having values selectable to meet the design  
4 constraints, the optimizing set including optimizing parameters having  
5 values to be optimized.

1 14. The machine readable medium of claim 13 wherein the second  
2 code segment comprises:

3 (b1) a code segment for selecting values of the constraint parameters to  
4 meet the design constraints;

5 (b2) a code segment for determining values of the optimizing  
6 parameters corresponding to the selected values of the constraint parameters  
7 based on the parameter functions; and

8 (b3) a code segment for iterating (b1) and (b2) until values of the  
9 optimizing parameters are within a predetermined optimal range.

1 15. The machine readable medium of claim 13 wherein the  
2 constraint parameters include a delay parameter and the optimizing  
3 parameters include a power parameter.

1 16. The machine readable medium of claim 15 wherein the design  
2 constraints include a delay constraint.



1           17.    The machine readable medium of claim 16 wherein (a1)  
2 comprises:

3           a code segment for sizing components in each circuit.

1           18.    The machine readable medium of claim 16 wherein (a1)  
2 comprises:

3           a code segment for selecting a design technology for each circuit, the  
4 design technology being one of static and dynamic technologies.

1           19.    The machine readable medium of claim 18 wherein (a2)  
2 comprises:

3           (a21) a code segment for generating a circuit netlist representing the  
4 configured circuit;

5           (a22) a code segment for generating a timing file based on the circuit  
6 netlist using a circuit critical path;

7           (a23) a code segment for determining power vectors of the configured  
8 circuit based on the circuit netlist;

9           (a24) a code segment for calculating timing values; and

10          (a25) a code segment for calculating power values.

1           20.    The machine readable medium of claim 19 wherein the second  
2   code segment comprises:

3           (b1) a code segment for selecting values of the delay parameter within  
4   the delay constraints;

5           (b2) a code segment for determining values of the power parameter  
6   corresponding to the selected values of the delay parameter based on the  
7   parameter function; and

8           (b3) a code segment for iterating (b1) and (b2) until values of the power  
9   parameter are within a predetermined optimal range.

1           21.    A system comprising:

2           a computer for determining optimal values of design parameters of a  
3   subsystem to meet design constraints, the subsystem comprising a plurality of  
4   circuits; and

5           a design environment incorporated in the computer for providing  
6   tools to facilitate determining the optimal values of the design parameters.

1           22.    The system of claim 21 wherein the computer system comprises:

2           a memory for storing program instructions;

3 a processor coupled to the memory for executing the program  
4 instructions, the program instructions when executed by the processor  
5 interacting with the tools provided by the design environment to at least

6 (a) create parameter functions for the corresponding circuits, the  
7 parameter functions representing a relationship among the design  
8 parameters, and

9 (b) optimize the design parameters based on the parameter  
10 functions to satisfy the design constraints.

1 23. The system of claim 22 wherein the parameter functions are  
2 created by:

3 (a1) configuring each circuit of the plurality of circuits; and

4 (a2) generating values of design parameters for each circuit according to  
5 the configured circuit, the values providing the parameter functions.

1 24. The system of claim 22 wherein the design parameters include  
2 constraint and optimizing sets, the constraint set including constraint  
3 parameters having values selectable to meet the design constraints, the  
4 optimizing set including optimizing parameters having values to be  
5 optimized.

1           25.    The system of claim 24 wherein the design parameters are  
2   optimized by:

3           (b1) selecting values of the constraint parameters to meet the design  
4   constraints;

5           (b2) determining values of the optimizing parameters corresponding to  
6   the selected values of the constraint parameters based on the parameter  
7   functions; and

8           (b3) iterating (b1) and (b2) until values of the optimizing parameters are  
9   within a predetermined optimal range.


1           26.    The system of claim 24 wherein the constraint parameters  
2   include a delay parameter and the optimizing parameters include a power  
3   parameter.

1           27.    The system of claim 26 wherein the design constraints include a  
2   delay constraint.

## ABSTRACT OF THE DISCLOSURE

The present invention is a method and machine readable medium for determining optimal values of design parameters of a subsystem to meet design constraints. The subsystem comprises a plurality of circuits. Parameter functions are created for the corresponding circuits. The parameter functions represent a relationship among the design parameters. The design parameters are optimized based on the parameter functions to satisfy the design constraints.

0944839-050498  
264050-26284760






FIG. 1B




FIG. 2






FIG. 3




FIG. 4

500




FIG. 5

800




FIG. 8




FIG. 6B






FIG. 6A



*FIG. 6D*



*FIG. 6C*




FIG. 7

**DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION  
(FOR INTEL CORPORATION PATENT APPLICATIONS)**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

**DESIGN OPTIMIZATION BASED ON PARAMETER FUNCTIONS**

the specification of which

☒ is attached hereto.  
☐ was filed on \_\_\_\_\_ as  
United States Application Number \_\_\_\_\_  
or PCT International Application Number \_\_\_\_\_  
and was amended on \_\_\_\_\_ .  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

APPLICATION NUMBER	COUNTRY (OR INDICATE IF PCT)	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 37 USC 119
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

APPLICATION NUMBER	FILING DATE

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the

prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION NUMBER	FILING DATE	STATUS (ISSUED, PENDING, ABANDONED)

I hereby appoint BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, a firm including: Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, P41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadieu, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Kent M. Chen, Reg. No. 39,630; Lawrence M. Cho, Reg. No. 39,942; Yong S. Choi, Reg. No. P43,324; Thomas M. Coester, Reg. No. 39,637; Roland B. Cortes, Reg. No. 39,152; Barbara Bokanov Courtney, Reg. No. P42,442; William Donald Davis, Reg. No. 38,428; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Tarek N. Fahmi, Reg. No. P41,402; James Y. Go, Reg. No. 40,621; Richard Leon Gregory, Jr., P42,607; Dinu Gruia, Reg. No. P42,996; David R. Halvorson, Reg. No. 33,395; Thomas A. Hassing, Reg. No. 36,159; Phuong-Quan Hoang, P41,839; Willmore F. Holbrow III, Reg. No. P41,845; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; William W. Kidd, Reg. No. 31,772; Tim L. Kitchen, Reg. No. P41,900; Michael J. Mallie, Reg. No. 36,591; Paul A. Mendonsa P42,879; Darren J. Milliken, P42,004; Thinh V. Nguyen, Reg. No. 42,034; Kimberley G. Nobles, Reg. No. 38,255; Michael A. Proksch P43,021; Babak Redjaian, Reg. No. 42,096; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Anand Sethuraman, Reg. No. P43,351; Charles E. Shemwell, Reg. No. 40,171; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Allan T. Sponseller, Reg. No. 38,318; Steven R. Sponseller, Reg. No. 39,384; Geoffrey T. Staniford, P43,151; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. P42,179; Edwin H. Taylor, Reg. No. 25,129; George G. C. Tseng, Reg. No. 41,355; Lester J. Vincent, Reg. No. 31,460; John Patrick Ward, Reg. No. 40,216; Stephen Warhola, P43,237; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my attorneys; and Amy M. Armstrong, Reg. No. P42,265; Robert Andrew Diehl, Reg. No. P40,992; and Edwin A. Sloane, Reg. No. 34,728; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (714) 557-3800, and Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Sean Fitzgerald, Reg. No. 32,027; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; and Charles K. Young, Reg. No. 39,435; my patent attorneys, of INTEL CORPORATION with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to Thinh V. Nguyen, Reg. No. 42,034, BLAKELY, SOKOLOFF, TAYLOR &  
(Name of Attorney or Agent)

ZAFMAN LLP, 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025 and direct telephone calls to Thinh V. Nguyen, Reg. No. 42,034, (714) 557-3800.

(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor (given name, family name)

Franklin M. Baez

Inventor's Signature

Franklin M. Baez

Date

8/31/98

Residence

San Jose, California

(City, State)

Citizenship

Dominican Republic

(Country)

P. O. Address 390 N. 2nd Street

#301

San Jose, California 95112 USA